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Abstract
As the need for computational power and efficiency rises, parallel systems become increasingly popular among various
scientific fields. While multiple core-based architectures have been the center of attention for many years, the rapid
development of general purposes GPU-based architectures takes high performance computing to the next level. In this
work, different implementations of a parallel version of the preconditioned GMRES - an established iterative solver
for large and sparse linear equation sets - are presented, each of them on different computing architectures: From
distributed and shared memory core-based to GPU-based architectures. The computational experiments emanate
from the dicretization of a benchmark boundary value problem with the finite element method. Major advantages and
drawbacks of the various implementations are addressed in terms of parallel speedup, execution time and memory
issues. Among others, comparison of the results in the different architectures, show the high potentials of GPU-based
architectures.
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1. Introduction
Applying finite element methods on boundary value problems involves the solution of large and sparse systems of
linear (or linearized) algebraic equations of the form
Ax = b (1)
an expensive computational task that requires most of the total processing time. To accelerate the computations,
parallel processing in conjunction with domain decomposition methods [1] (DDM) are commonly used. DDM are
separated in three major categories: Schwarz-like, Schur complement and full matrix methods. Applying Schwarz-
like or Schur complement methods amounts to splitting the original system into smaller ones that are solved separately
and in parallel while full matrix methods solve in parallel the original system (Eq.1). Elaborating on the advantages
and disadvantages of the various DDM is outside the scope of this paper but the interested reader is referred to [2]
(Chapter 13) and references therein.
In this paper, the parallel implementation is based on a Krylov-type solver that iterates on the original system (full
matrix based DDM). Krylov-type iterative solvers are commonly used for such large and sparse systems due to their
small memory requirements and high parallel efficiency. The GMRES (Generalized Minimal Residual) method [3] is
applied here; an iterative solver commonly used for general nonsymmetric matrices that is based on efficiently paral-
lelizable operations like matrix-vector products and vector inner products. Furthermore, to enhance the convergence
of the method, a preconditioning technique by deflation is employed in our computational experiments. Henceforth,
the full matrix DDM implemented for the parallel solution of a finite element problem along with the preconditioned
GMRES solver is referred to as parallel GMRES (PGMRES).
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Concerning the hardware, distributed, shared and hybrid memory systems were until recently the main computing
architectures used for parallel computations. Sequential algorithms were transformed to run in those parallel architec-
tures exploiting their high computing capabilities. Nevertheless, the constant need for solving efficiently demanding
problems has led to the development of a new kind of parallel computing systems. Driven by the demands of the
gaming industry, graphics processing units (GPUs) have evolved over the years offering remarkable floating point
arithmetic performance [4], often exceeding 1 TFlops for a single GPU device. Their use for general purpose com-
putations is known as general purpose computing on GPUs (GPGPU) and has become extremely popular over the
last few years. With the release of the first NVIDIA’s Computing Unified Device Architecture (CUDA[5]) Software
Development Kit (SDK) in 2007, the tricky GPGPU programming became relatively easy. CUDA is a parallel com-
puting framework developed by NVIDIA, which gives developers the capability to directly access GPU’s memory
and instruction set.
The past few years have seen intensive research on numerical methods and parallel processing. Efficient parallel
implementations of the GMRES on distributed memory core-based clusters are reported by Haiwu [6], Li [7], Er-
hel [8] and Pashos et al. [9], while Calvetti et al. [10] implemented on shared memory architectures. In the field
of GPGPU matrix computations, Galoppo et al. [11] studied the peak performance of a GPU dense matrix decom-
position algorithm. Furthermore, Volkov et al. [12] improved the standard CUBLAS algorithm for matrix-matrix
multiplication, claiming to approach peak performance on a G80 series NVIDIA GPU. Sparse matrix algorithms on
manycore GPUs were presented by Garland [13], while Boltz et al. [14] were among the first to report an implemen-
tation of a GPU-based iterative solver. These early works generally focused on tackling the various problems that
arised in early numerical computations on GPUs and underlined the high computing capabilities and potential that
these systems have. Focusing on the GMRES, several works like [15] - [16] implement GMRES in GPU-based com-
puting architectures, proposing efficient kernels and special storage formats for accelerating the computations several
times. Furthermore, a hybrid GMRES implementation is presented by Moret [17], based on GRID systems, while
multi-GPU implementations of various numerical methods, like those presented in [18] and [19], show promising
results regarding the parallel computing capabilities of multi-GPU systems.
Despite the extensive literature around PGMRES solver, there is a significant shortage of comparisons between
various implementations of PGMRES on different computing architectures (distributed, shared and GPUs). This arti-
cle focuses on illuminating the implementation of a single, custom parallel finite element method with the PGMRES
in various computing architectures. The main goal is to compare the major advantages and drawbacks of each parallel
computing implementation as far as parallel speedup, execution time and memory issues are concerned. That said,
three codes are developed:
1. PGMRES-classic: PGMRES capable of executing in multi-processing units. The data passing is performed
with Message Passing Interface (MPI).
2. PGMRES-GPU: A single GPU-based PGMRES. The parallel tasks (communication, synchronisation) are per-
formed via CUDA.
3. PGMRES-mGPU: A multiple GPU-based PGMRES. The parallel tasks (communication, synchronisation) in
each GPU and between the GPUs are performed via CUDA.
This paper begins with an introduction to the partitioning technique (Section 2.1) used here for the distribution
of computational work between the various processing units. Section 2.2 describes the architectures used in the
experiments, giving specific details about the hardware available for computations. The Bratu benchmark problem is
briefly described in Section 3.1 followed by a short presentation of the preconditionedGMRES in Sections 3.2 and 3.3,
while experimental results and comparison of the various architectures are shown in Section 4. Finally, conclusions
are presented in Section 5 and further research directions are proposed.
2. Computing
2.1. Partitioning
In order to apply PGMRES, a graph partitioning technique for the original matrix is required [20]. Graph partition-
ing aims at the optimal distribution of the computational load between the multiple cores towards high computational
speed. For an efficient partitioning, a balanced load is critical otherwise it will lead to a performance bottleneck,
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caused by the most heavy loaded core. Furthermore, solving the partitioned problem requires communication and
synchronisation between the cores. High and frequent data exchange load between the cores has negative effect on the
parallel speedup and can make parallel processing inefficient compared to sequential execution of a program. Thus,
partitioning techniques should minimize this effect. The graph partitioning corresponds to the finite element mesh
partitioning, i.e. splitting the original domain into several subdomains each assigned to a single core. Each subdo-
main is processed independently, assembling a corresponding local matrix and residual vector. In order to reduce the
effects of the choice of the partitioning technique, i.e. the ”quality” of the produced subdomains, a simple, 3D, cubic
domain is used in the present computations. At this point we should point out that the communication required by
the various processes can be described as local, if it occurs between processes sharing neighboring subdomains or as
global, if it occurs between all concurrently running processes.
2.2. Hardware
In this paper, a SPMD (single program, multiple data) technique is used for parallel processing involving both
cores and GPUs. Shared memory and distributedmemory systems are both included in the computational experiments.
All computations are carried out in two clusters, hosted by the School of Chemical Engineering of the National
Technical University of Athens, Pegasus and Andromeda. The cluster Pegasus [21] is a distributed memory system
and consists of 16 nodes interconnected via Myrinet-2000 network. Each of these nodes comprises 2 Xeon CPUs at
3 GHz with 2GB RAM for a total of 32 CPUs and 32GB RAM. The cluster Andromeda [22] is a distributed memory
hybrid (CPU/GPU) cluster. It includes 4 nodes (HP ProLiant SL390s G7) each consisting of 2 Xeon 6-core CPUs
X5660 at 2.80 GHz with 16GB RAM for a total of 48 cores and 64GB RAM connected via Gigabit Ethernet network.
Furthermore 2 NVIDIA GPUs Tesla M2050 with 3GB RAM are on each node for a total of 8 GPUs and 24GB RAM.
Each NVIDIA GPU hosts 14 multiprocessors, each containing 32 GPU-cores for a total of 448 GPU-cores. In this
work, only one node (shared memory architecture) of Andromeda is used in the experiments.
3. Benchmark problem and GMRES
3.1. The Bratu problem
The benchmark problem employed here is the single parameter, 3-D Bratu problem (2) - (5). This boundary value
problem was posed in a 3-D cubic domain in cartesian coordinates with homogeneous Dirichlet boundary conditions
on the x− and y−boundaries and homogeneous Neumann boundary conditions on the z−boundaries:
∇2u + λeu = 0 (x, y, z) ∈ Ω, Ω = [0, 1] x [0, 1] x [0, 1] (2)
u|x=0 = 0 u|x=1 = 0 ∀ (y, z) ∈ Ω (3)
u|y=0 = 0 u|y=1 = 0 ∀ (x, z) ∈ Ω (4)
∂u
∂z
∣∣∣
z=0
= 0
∂u
∂z
∣∣∣
z=1
= 0 ∀ (x, y) ∈ Ω (5)
In the literature [23], the 3-D Bratu problem is often studied in terms of its solution space structure and, in
particular, the dependence of singularities on parameter values (like λ). In this implementation though, singularities
are not of interest and a constant value λ = 6.8 is chosen. The above problem is discretized and solved with the
Galerkin/finite element method [24]. The domain is divided into a mesh made of a finite number of 27-node cubic
elements. The unknown function u is approximated in terms of finite element basis functions, φ j, that are quadratic
polynomials in each spatial direction:
u(x, y, z) =
N∑
j=1
u jφ j(x, y, z) (6)
where N is the total number of nodes on the mesh coveringΩ and u j are the values of the unknown function u(x, y, z)
at the nodes. Each basis function, φ j is so defined as to be equal to unity at node j and zero at all other nodes.
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The Galerkin method forms N weighted residuals by multiplying equation (2) by the same basis functions used to
approximate the solution u (cf. Eq. (6)) and then integrating over the domain Ω:
Ri =
∫
Ω
∇2uφidV +
∫
Ω
λeuφidV, i = 1, 2, . . . ,N (7)
Following substitution from Eq. (6), Eq. (7) is transformed into a system of N nonlinear algebraic equations:
Ri =
∮
∂Ω
φin · ∇u dA −
N∑
j=1
u j
∫
Ω
∇φ j · ∇φi dV + λ
∫
Ω
exp(
N∑
j=1
u jφ j)φi dV = 0, i = 1, 2, . . . ,N (8)
where n is the unit normal vector to the boundary ∂Ω. Due to the boundary conditions (3) and (4), all the residual
equations (8) corresponding to nodes on the x-faces and y−faces of Ω are replaced by equations setting the value of
the local nodal unknowns equal to 0. Moreover, the boundary integral term in equations (8) vanishes in the residuals
of all interior nodes of the domain since, by their definition, the basis functions corresponding to interior nodes are
zero at the domain boundary. Due to boundary condition (5), the boundary integral term for the nodes corresponding
to the z−faces of the problem domain vanishes as well. Therefore, there is no boundary integral contribution in the
residual equations (8). The nonlinear equation set (8) is linearized and solved by Newton iteration. At the k − th
iteration, the following linear equation set is solved:
J(uk, λ)duk = −R(uk, λ) (9)
where du is the update vector; uk+1 = uk + duk. R = [Ri], i = 1, 2, . . . ,N, is the residuals vector; Ri is given by Eq.
(8) with the boundary integral term eliminated. J = [Ji j], i, j = 1, 2, . . . ,N, is the Jacobian matrix; Ji j ≡
∂Ri
∂u j
. The
superscript k in Eq. (9) denotes evaluation at the current approximation of the solution u.
The Newton iteration terminates when a selected norm of the update vector duk falls below a tolerance. The linear
system (9) is solved, at each iteration by the preconditioned GMRES with restarting, GMRES(m) [3] (see below).
Henceforth the term ”degrees of freedom - DOF” is used to refer to the unknowns the equations are solved for.
Also, the matrix J, the right hand side -R and the solution vector du in Eq. (9) will be denoted, respectively, by A, b
and x, to conform with the established notation (used in Eq. (1)).
3.2. GMRES(m)
Starting from an initial guess, x0, of the solution of (9), GMRES employs Arnoldi method, combined with an
orthogonalization technique - the modified Gram-Schmidt method is used here - to construct an orthonormal basis
Vm ∈ R
Nxm of the m-dimensional Krylov subspace as follows
Km(A, υ) = span
{
υ,Aυ,A2υ, . . . ,Am−1υ
}
(10)
where υ ≡
r0
‖r0‖2
and r0 ≡ b−Ax0 the GMRES residual vector. The new approximation of the solution is computed as:
xm = x0 + Vmym (11)
where ym is a vector of size m, which comes out of the least squares problem
ym = argmin
y
‖βe1 − H¯mym‖2. (12)
In Eq. (12), β ≡ ‖r0‖2, e1 = [1, 0, . . . , 0]
T and H¯m ∈ R
(m+1)xm is an upper Hessenberg matrix that satisfies the equation
AVm = Vm+1H¯m ⇒ V
T
mAVm = Hm (13)
where Hm ∈ R
mxm is an upper Hessenberg matrix obtained from the H¯m by deleting its last row. The least squares
problem (12) is solved by transforming H¯m into an upper triangular matrix Rm ∈ R
mxm using plane rotations.
The residual vector at every k step (k = 1, 2 . . ., m) of the GMRES is
‖b − Axk‖2 = |γk+1| (14)
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where γk+1 ∈ R is a by product of the H¯m plain rotations. Thus, at every k step, the convergence of the GMRES can
be monitored from Eq.(14) without computing the xm.
GMRES allows the Krylov subspace dimension to increase up to N and always terminates in at most N iterations.
Since the GMRES requires O(mN) memory storage and O(mN2) floating point operations, for larger values of m
it becomes very expensive. Therefore a restarting variant of the GMRES - the GMRES(m) [3] - is used in practise.
Whenm reaches a certain preset value, the algorithm restarts, using the last approximation xm from (11) as a new initial
guess [9]. Thus, two iterations are performed: The ”inner” m iterations and the ”outer” iterations that correspond to
the restarts of the GMRES(m). The termination criteria is the relative error ε defined as
ε =
‖r‖2
‖r0‖2
(15)
to fall below a tolerance. In Eq. (15), ‖r‖2 is the Euclidean norm of the residual vector r = b−Axm after the last outer
iteration of GMRES(m) and ‖r0‖2 the Euclidean norm of the initial residual vector r0 = b − Ax0. The initial guess x0
is usually taken equal to zero.
3.3. Preconditioning by deflation
The convergence rate of GMRES depends on the smallest eigenvalues of the Jacobian matrix in Eq.(9) and dete-
riorates as the eigenvalues tend to zero. Moreover, the minimum and maximum eigenvalues of the Jacobian can be
approximated by the corresponding eigenvalues of the Hessenberg matrix in Eq.(13). These eigenvalues are known as
the Ritz values [25]. However, the restarted GMRES(m) loses information that is related to the smallest Ritz values
at each restart and several preconditioning techniques have been developed that aim at preserving those information
through the process [17][26].
A preconditioner is used to improve the convergence properties of the GMRES(m), especially near singular points,
where convergence is difficult and sometimes even impossible. Using the preconditioner, the original linear system is
transformed to an equivalent one that has better convergence properties. In our implementation, (9) is preconditioned
from the right as
AM−1z = b, x = M−1z. (16)
In (16), z is a vector of size N and M−1 ∈ RNxN is the preconditioner matrix which is constructed from a deflation
technique [27][? ] and is given from
M−1 = IN + U
(
|µ|T−1r − Ir
)
UT (17)
where µ ∈ R is the largest eigenvalue of the Jacobian matrix, IN ∈ R
NxN , Ir ∈ R
rxr are identity matrices, U ∈ RNxr
is an orthonormal basis of the r-dimensional invariant subspace, Pr, corresponding to the r smallest (in absolute value)
eigenvalues of the Jacobian and Tr ∈ R
rxr such as
Tr = U
TAU. (18)
The largest eigenvalue needed in Eq. (17), and the eigenvectors of the Jacobian needed in Eq. (18), are approxi-
mated by those of the Hessenberg matrix Hm. At each restart of the GMRES(m), l eigenvectors of the Jacobian are
approximated from l eigenvectors, zi ∈ R
rxr of Hm that correspond to the smallest eigenvalues. These eigenvectors
are computed using the inverse power method. In practice, we use l = 1. The new vectors:
ui = Vmzi, i = 1, . . . , l (19)
are orthonormalized against those of U and added to U. So the dimension r of Pr increases by l. In practice, the
dimension m of Hm is small, therefore the computational cost of the eigenvalue problem for Hm is negligible.
The preconditioner needs two arrays of size 2Nr for the storage of U and AU involved in Eq. (17) and (18). In
order to reduce the memory requirements and computational cost, an upper limit rmax on r is set (rmax = 20 in our
case). When r > rmax the update of the preconditioner is continued (i.e. l new vectors are added to Pr) but at the same
time, l vectors of Pr that correspond to the l largest eigenvalues of the matrix Tr are deflated.
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The orthonormal basis U of Pr is constructed from the eigenvectors zi of Hm times the orthonormal basis Vm of
the Krylov subspace. Thus, the vectors ui approximate the eigenvectors of the Jacobian matrix that correpsond to the
smallest eigenvalues.
4. Results
In this section, the results obtained from four different computational experiments are presented:
Case A: PGMRES-classic on a distributed memory architecture (Pegasus cluster). A maximum number of twelve
single core processors (one per node) from Pegasus cluster is used.
Case B: PGMRES-classic on a shared memory architecture (Andromeda cluster). A maximum number of twelve
cores belongs to each Andromeda node.
Case C: PGMRES-GPU on a single GPU (one node of Andromeda cluster)
Case D: PGMRES-mGPU on two GPUs (one node of Andromeda cluster)
The main quantity monitored during the experiments is the speedup performance achieved from the implementation of
PGMRES on various architectures. Furthermore, the effect of the required communication time on parallel implemen-
tations is analyzed. The findings are strongly dependent on the size of the problem and therefore, all implementations
are tested in a wide range of sizes, starting from a few thousands DOF up to a million.
PGMRES-classic is written in C with MPI and compiled with Intel C/C++ standard icc compiler, without any
compilation flags, combined with OpenMPI library for communication in Andromeda and with mpich-gm library
for communication in Pegasus. PGMRES-GPU and PGMRES-mGPU are written in C with CUDA. The C code is
compiled with Intel C/C++ standard icc compiler while for the GPU codes, NVIDIA’s Cuda standard nvcc compiler
is used. No compilation flags are used. All computations are made with double precision floating point data for real
variables.
In all PGMRES versions, a Compressed Sparse Row (CSR or CRS) format is adopted for storage of large sparce
matrices arising from the finite element problem. The following table contains information about the different size,
sparsity pattern, total number of entries and memory requirements of the compressed matrix A, as the number of DOF
grows from some thousands to over a million.
Table 1: Sparsity pattern of matrix A
DOF Matrix elements Nonzero entries Sparsity Memory (MBytes)
29791 8.88E+08 1.60E+06 1.80E-03 19
132651 1.76E+10 7.72E+06 4.39E-04 88
226981 5.15E+10 1.33E+07 2.58E-04 153
357911 1.28E+11 2.13E+07 1.66E-04 245
531441 2.82E+11 3.06E+07 1.08E-04 380
753571 5.68E+11 4.55E+07 8.01E-05 524
1030301 1.06E+12 6.26E+07 5.89E-05 720
1367631 1.87E+12 8.35E+07 4.46E-05 961
1771561 3.14E+12 1.06E+08 3.46E-05 1249
As far as the GMRES(m) is concerned, in all experiments the number of both inner (m) and outer iterations is kept
constant and equal to 50 and 100 respectively. The number of outer iterations, in particular, is taken constant in order
to keep the computational results unaffected by accuracy variations and roundoff errors that may occur. Therefore, no
termination criteria are used. Nevertheless, relative errors (see Eq. (15)) remain for all problems below 10−3.
4.1. GMRES(m) vs preconditioned GMRES(m)
A preconditioner is used to enhance the convergence behavior of the GMRES. To elucidate the effect of the
preconditioner, Figure 2 shows the Euclidean norm of the residual vector (r = b − Axm) during the solution of
6
  
Figure 1: Sparsity pattern of matrix A
a system with DOF=130000 versus the outer iterations of GMRES(m) with and without preconditioner. Figure 2
clearly depicts the acceleration in the convergence of the preconditioned version versus the non-preconditioned one.
Furthermore, since the preconditioning involves mainly inner products and matrix-vector products (see Eq. (16)-
(19)) like the GMRES(m) the overall speedup measured is not affected. Thus, only the results from the preconditioned
version of restarted GMRES(m) follow.
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Figure 2: Convergence of GMRES(m) with and without preconditioner
4.2. Case A: PGMRES-classic on distributed memory architecture
In Fig.3 the speedup achieved is shown for various DOF. This speedup (S p) is defined as the serial execution time,
T1, (one MPI process), divided by the run time, Tp, required by p (in number) MPI processes, for the same DOF,
S p =
T1
Tp
(20)
Increasing the number of processors leads to a smaller number of computations executed by each MPI process.
As a result, the computing time required by multiple processors is lower than the time required by the sequential
7
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Figure 3: Speedup on a distributed memory parallel processing architecture
solution from a single processor. The ideal would be that the speedup and the number of cores relate linearly, so for
algorithms with order of growth O(n), like the GMRES, a speedup of S p−ideal = p is expected. On the contrary, in
Fig.3 a super-linear speedup is achieved, occurring for rather small problems, where the acceleration surpasses p. This
observation contradicts the analysis made about the correlation between the speedup and the size of the problem. The
super-linear speedup is due to cache-effects [9]. Every processor has a L2 cache with capacity of 2MB. Therefore,
problems with less than 30000 DOF assemble a matrix with size of less than 20 MB (see Table 1). The partitioning
technique splits the data into chunks of memory smaller than 2 MB that lie permanently in the fast cache memory and
not in the slower main memory (RAM) as in the larger problems (DOF ≥ 30000).
The speedup is, in general, affected by the capabilities of the network used for the communication. In the Pegasus
cluster - where the Myrinet network is used - communication time is negligible as it can be seen in Table 2 in which
the percentage of the communication time for twelve MPI processes vs DOF is presented. Recall (see section 2.1)
that the existing communication types are two, one at local level and the other at global level.
Table 2: Distribution (%) of computational time versus DOF (twelve MPI processes)
DOF Computation % Local Communication % Global Communication % Total Communication %
29791 71.85 9.61 18.54 28.15
132651 76.83 3.99 19.18 23.17
226981 92.23 2.41 5.37 7.77
357911 92.14 2.98 4.88 7.86
531441 94.81 1.89 3.30 5.19
753571 95.13 1.75 3.12 4.87
1030301 96.15 1.21 2.64 3.85
1367631 96.52 1.22 2.26 3.48
1771561 97.14 1.13 1.73 2.86
4.3. Case B: PGMRES-classic on shared memory architecture
In Fig.4 the speedup achieved is shown at various DOF. The speedup behaviour of the shared memory architecture
changes radically as the number of cores increases. The most noticeable aspect of Fig.4 though, is the fact that
the speedup remains actually constant and lower than the ideal for a number of cores greater than six and for all
8
the experiments compared to the previous distributed architecture where the speedup had a linear variation in the
range of two to twelve MPI processes and large (DOF >30000) problems. This main difference can be explained by
the limitations that the shared main memory puts in this kind of architectures. As the number of parallel executing
cores increases, memory accesses become sequential and the cores remain idle, waiting for the data to be fetched.
Consequently, core to memory connection becomes a bottleneck and the high computing power of the multi-core
system is only partially exploited.
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Figure 4: Speedup on a shared memory parallel processing architecture
4.4. Case C: PGMRES-GPU
No partitioning is used in this implementation, because all instructions are executed concurrently by numerous
threads with direct main memory access (see Section. For maximum performance, each instruction must be assigned
to a single GPU thread that runs concurrently with the others. Therefore, as the size of the problem grows, so does the
number of GPU threads used for computations. The GPU threads are organised in blocks that are executed in parallel
by a single GPU multiprocessor. The number of threads per block is pre-defined by the user. The choice here is 512
threads per block. The number of blocks depends on the number of DOF of the problem and is calculated each time
by:
Blocks =
DOF
512
(21)
After one core finishes the assembly of the A and b in Eq. (1), they are uploaded to the GPU where the computations
take place. In this case the speedup, SGPU is defined as:
SGPU =
T1 core
TGPU
(22)
where T1 core is the run time in one core of Andromeda and TGPU is the run time in a single Tesla M2050 GPU.
As shown in Fig.5, the speedup obtained from a single GPU versus DOF shows varies. Firstly, where the number
of DOF remains relatively small, the speedup increases sharply and linearly. This trend is explained by the massive
parallelism of the GPU with thousands of threads executing concurrently instructions on different segments of data,
accelerating the computations as the problem size grows until 105. For DOF >105 though, this behavior changes a
bit; the speedup increases further but this time at a slower rate. The maximum speedup obtained from a single GPU is
6.5, greater than the maximum speedup measured in the shared memory, but still lower than the distributed memory
model’s.
Furthermore, another version of the single-GPU implementation was tested. In this version, the partial sums from
each dot product and norm computed by the multiple blocks were transferred to the host, followed by the reduction.
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Figure 5: Speedup on a single GPU versus problem size
The final result, computed by the host, was uploaded afterwards back to the GPU. In addition, the least squares
problem (Eq. (12)) was solved on the host. This implementation involving reduction and synchronisation of the GPU
threads by the host is less efficient than the initial single-GPU one. The maximum speedup observed in this version
was 4.6, far smaller than the original one.
4.5. Case D: PGMRES-mGPU
With the introduction of CUDA Toolkit 4.0 [28], the use of multiple GPUs for general purpose GPU computations
became relatively easy. Before 4.0, each GPU had to be controlled by a single host thread, thus making the use
of multiple GPUs a complicated and usually inefficient task. The main drawback was the communication between
the GPUs requiring data transfers and synchronization between the two core threads. After the introduction of the
new Toolkit, multiple GPUs can be controlled by a single core thread making synchronization and communication
relatively easy and inexpensive. Furthermore, kernel execution is non-blocking and control is returned to the host
before the kernel finishes computing. Therefore multiple kernels can be executed concurrently on multiple devices.
The CUDA function CudaSetDevice enables the switching between available GPUs.
In this approach the mesh is partitioned in the same way as in the PGMRES-classic implementation. Each of the
two resulting subdomains is assigned to a single GPU but here the data passing is implemented with CUDA instead
of MPI. Two speedups are measured, SmGPU and S g defined, respectively, as the execution time, Tcore, required by
a single core of the Andromeda cluster divided by the execution time, TmGPU , required by two Tesla M2050 GPUs
and as the execution time, TGPU , required by a single GPU divided by the execution time, TmGPU , required by the
multi-GPU implementation. The results for the speedup versus DOF are presented in Figs.2a and b.
SmGPU =
TmGPU
Tcore
(23)
S g =
TmGPU
TGPU
(24)
A maximum speedup of almost 10 compared to a single core and about 1.9 compared to a single GPU is observed.
The combined computational capability of the two GPUs with a peak double precision floating point performance of
over 1 Teraflops accelerated the computations several times. Compared to a single GPU, the overall speedup varia-
tion comprises clearly two different regions. In the first region, the increased computational power of the two GPUs
10
0 500 1000 1500
0
2
4
6
8
10
S
m
G
P
U
N x 103
(a)
 
 
0 500 1000 1500
0.8
1.0
1.2
1.4
1.6
1.8
2.0
S
g
N x 103
(b)
 
 
Figure 6: Speedup of multiple-GPU implementation compared to (a) a single core and (b) a single GPU
contributes to the observation of an almost ideal speedup (S g = 2) compared to a single GPU. In the second region
though, for DOF >106, the frequent communication and the larger amount of memory that has to be exchanged be-
tween the GPUs causes the GPU-to-GPU bus to saturate and as a result the communication to become a bottleneck
that slows the computations down. In this implementation, the time required for synchronisation and data exchange
of any kind (local and global communication) is measured and summed for the total communication time presented in
Table 3. For problems with DOF >20000, the decreasing number of operations per GPU overcomes the delay caused
by the communication, thus achieving a speedup greater than 1. According to Table 3, as the problem size grows, the
time required for the communication becomes less significant compared to the time required for computations. Nev-
ertheless, for larger problems due to the higher processing power of the GPU compared to a core, the communication
is still a major drawback, not allowing linear speedups to be achieved.
Table 3: Average time distribution on the GPUs versus problem size
DOF Computation % Total Communication %
29791 79.84 20.16
132651 83.45 16.53
226981 84.63 15.37
357911 85.38 14.62
531441 86.71 13.29
753571 87.39 12.61
1030301 87.95 12.05
1367631 77.17 22.93
1771561 76.49 23.51
4.6. Comparison
Table 4 shows the values of a factor defined as relative speed:
relative speedi =
T slowest
Ti
(25)
T slowest is the maximum wall clock execution time from all implementations for a specific problem size (i.e. number
of DOF), Ti is the minimum wall clock execution time for the implementation i for the same DOF and i is the
implementation of the PGMRES (Cases A-D).
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Apparently, the relative speed is equal to one for the slowest implementation at a specific number of DOF. As
shown in Table 4, for small problems, PGMRES-classic on the shared memory architecture (Case B) is the fastest,
while PGMRES-GPU (Case C) is the slowest. As the number of DOF increases, PGMRES-classic on the distributed
memory architecture (Case A) becomes the slowest while PGMRES-mGPU becomes the fastest one. At DOF >2 ·105,
comparable relative speeds of PGMRES-classic on Pegasus (distributed memory) and on one node of Andromeda
(shared memory) are noticed, despite the Pegasus superiority in terms of speedup. This is due to the older hardware
(CPUs, memory) of Pegasus compared to Andromeda’s. Andromeda’s single core performance is approximately 3.5
times faster than Pegasus.
Table 4: Maximum relative speed. DM: Distributed Memory, SM: Shared Memory.
DOF PGMRES-classic (DM) PGMRES-classic (SM) PGMRES-GPU PGMRES-mGPU
29791 1.90 3.07 1.00 1.13
132651 1.00 2.02 1.19 1.79
226981 1.00 1.66 1.15 1.97
357911 1.00 1.34 1.27 2.33
531441 1.00 1.17 1.27 2.26
753571 1.00 1.32 1.43 2.37
1030301 1.00 1.39 1.73 2.52
1367631 1.00 1.42 1.93 2.61
1771561 1.00 1.51 2.01 2.83
5. Conclusions
In this work is presented an implementation of the preconditioned GMRES for large sparse linear systems ranging
from a few thousands DOF to over one million on various parallel computing architectures. The partitioning technique
used for the distribution of the computations to the various processes is briefly described and the basic aspects of the
GPUs architecture are presented.
The main issue addressed in this work is the method that someone should choose in order to efficiently solve large
sparse linear systems of equations depending on the hardware available. As far as one node of the distributed memory
core/GPU cluster Andromeda is concerned, the shared main memory puts a serious limitation to the number of cores
that can run concurrently, before memory access becomes a bottleneck. The use of a single GPU device can accelerate
the computations several times. Using multiple GPUs even greater speedups are achieved. Furthermore, the use of
multiple GPUs allows for the solution of even larger problems, because of the mesh partition. Nevertheless, those facts
presuppose that the total GPU’s main memorymeets the memory requirements of the large-scale problem under study.
Otherwise, the use of the distributed memory cluster Pegasus is preferred where the achieved speedup is not affected
by the communication because of its fast network. Ongoing research involves a hybrid parallel implementation of the
PGMRES capable to run on both multiple cores and GPUs.
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